• First, make sure that Internet Explorer is set to be your default browser (you can change it, and restore it to your favorite browser after you have downloaded and installed your license file).
• Launch the Project Navigator by clicking on the desktop shortcut you just made. (Cin) , and the output is Sum. Note that a full adder has a second output, Carry out ; you will ignore it in this part, but add it in Part II.
The procedure will be to do the following:
• Create a new project
• Add a Verilog file that describes the circuit
• Add a Verilog file that provides the inputs
• Simulate the circuit
• Observe the outputs and verify they are correct
For your reference, here is the circuit and Boolean equations for a Full Adder (from Comp411).
Simple Simulation
In order to simulate your circuit, you will need to specify a set of inputs (which change over time). To do so, again click "New Source", but this time select Verilog Test Fixture from the left pane. Fill in the file name as shown, and click Next.
Click Next again.
In the top left of the main window, switch to Simulation view. Double click on lab1_test, and in the editor that opens, paste in the following code within the initial begin and end block.
initial begin // Initialize Inputs A = 0; B = 0; Cin = 0; // Wait, say, 10 ns before inputs start changing #10;
// Add stimulus here // Inputs change every 1 ns, going from 000 to 111 #1 {A, B, Cin} = 3'b001; #1 {A, B, Cin} = 3'b010; #1 {A, B, Cin} = 3'b011; #1 {A, B, Cin} = 3'b100; #1 {A, B, Cin} = 3'b101; #1 {A, B, Cin} = 3'b110; #1 {A, B, Cin} = 3'b111; // Wait another 5 ns, and then finish simulation
